

UNITED STATES DISTRICT COURT  
NORTHERN DISTRICT OF NEW YORK

CORNELL UNIVERSITY, a non-profit  
New York corporation, and CORNELL  
RESEARCH FOUNDATION, INC., a non-  
profit New York corporation,

*Plaintiffs,*

v.

HEWLETT-PACKARD COMPANY, a  
Delaware corporation,

*Defendant.*

HEWLETT-PACKARD COMPANY, a  
Delaware corporation,

*Counterclaimant,*

v.

CORNELL UNIVERSITY, a non-profit  
New York corporation, and CORNELL  
RESEARCH FOUNDATION, INC., a non-  
profit New York corporation,

*Counterdefendants.*

**HEWLETT-PACKARD'S PROPOSED  
REVISIONS TO CORNELL'S PROPOSED  
CLAIM CONSTRUCTIONS FOR THE  
JURY**

Civil Action No.:  
01-CV-1974-NAM-DEP

Judge: Hon. Randall R. Rader  
Trial: May 19, 2008

Defendant Hewlett-Packard Co. ("HP") submits the following proposed claim construction chart to be provided to the jury. For the Court's convenience, a redline comparing Cornell's and HP's proposed charts is attached as Exhibit A.

### Claim Constructions

**Claim 1:**

<u>Term</u>	<u>Court's Definition</u>
<b>“Concurrencies”</b>	A plurality of instructions that are ready to be issued because they are dependency free.
<b>“Dispatch stack”</b>	An enriched instruction buffer (or DS) including: (i) A cell for each instruction, each cell having at least the following resultant fields: (1) an operation field (e.g. OP) of the instruction; (2) a field for each source register (one or more – e.g. S1) specified by the instruction; (3) an essential dependency field (i.e. $\alpha$ (Si), e.g. $\alpha$ (S1)) corresponding to each source register specified by the instruction; (4) a field for each destination register (one or more – e.g. D) specified by the instruction; and (ii) Logic that: (1) decrements a value $>0$ in the essential dependency field; (2) determines when the value corresponding to $\alpha$ (Si) is zero; and (3) obtains an initial value for $\alpha$ (Si).
<b>“<math>\alpha</math>”</b>	$\alpha$ is the number of times that a register is used as a destination register in preceding, uncompleted instructions.
<b>“<math>\alpha(S1)</math>”</b>	$\alpha(S1)$ is the number of times that an instruction's S1 register is used as a destination register in preceding, uncompleted instructions.
<b>“Source register”</b>	A register storing an instruction operand.
<b>“Destination register”</b>	A register storing an instruction result.
<b>“Decrement”</b>	Subtract from the value by the specified amount.
<b>“Register”</b>	A data storage element within the processor.
<b>“Operand”</b>	A value supplied for an operation performed by a functional unit.
<b>“Result”</b>	A value produced by an operation performed by a functional unit.
<b>“Execution unit”</b>	A device containing multiple functional units for executing arithmetic/logic instructions.
<b>“Functional unit(s)”</b>	Performs arithmetic/logic operations on various data types.

<u>Term</u>	<u>Court's Definition</u>
<b>“Instruction”</b>	An expression that specifies one or more operations and identifies the applicable operands.
<b>“Instruction issuing system”</b>	A system comprising an instruction issuing unit.
<b>“Memory”</b>	Data storage elements outside the processor for storage of instructions and data.
<b>“Non-sequential instructions”</b>	Instructions ordered differently than the order in which they appeared in the instruction stream.
<b>“Processor”</b>	A device that interprets and executes instructions.
<b>“Single processor cycle”</b>	The shortest amount of time in which a functional unit can complete an operation.

**Means Plus Function Phrases:**

<b>“Means for detecting the existence of concurrencies in said instructions received from said memory”</b>	<p>The function is “determining the existence of a plurality of instructions that are ready to be issued at the same time because they are data dependency free.”</p> <p>The structure corresponding to this function is the “dispatch stack” as defined above for Claim 1.</p>
<b>“Means for issuing multiple instructions and non-sequential instructions to said execution unit within a single processor cycle when a concurrency is detected by said means for detecting the existence of concurrencies in said instructions”</b>	<p>The function is “issuing multiple and non-sequential (i.e., out-of-order) instructions within a single processor cycle that have become dependency free.”</p> <p>The structure corresponding to this function is a “reservation circuit.”</p> <p>A “reservation circuit” is a common component used with processors and has conventional arbitration logic (i.e., circuitry).</p>

**Claim 2:**

<u>Term</u>	<u>Court's Definition</u>
“Arithmetic/logic operation”	Instructions are sent to their respective functional units along with their respective operands for execution.
“Concurrencies”	A plurality of instructions that are ready to be issued because they are dependency free.
“Dispatch stack”	An enriched instruction buffer (or DS) including: (i) A cell for each instruction, each cell having at least the following resultant fields: (1) an operation field ( <i>e.g.</i> OP) of the instruction; (2) a field for each of two source registers ( <i>e.g.</i> S1 and S2) specified by the instruction; (3) two essential dependency fields ( <i>i.e.</i> $\alpha$ (S1) and $\alpha$ (S2)) corresponding to the two source registers ( <i>e.g.</i> S1 and S2) specified by the instruction; (4) a field for each destination register (one or more – <i>e.g.</i> D) specified by the instruction; and (ii) Logic that: (1) decrements a value $>0$ in each essential dependency field; (2) determines when the values corresponding to $\alpha$ (S1) and $\alpha$ (S2) are zero; and (3) obtains initial values for $\alpha$ (S1) and $\alpha$ (S2).
“ $\alpha$ ”	$\alpha$ is the number of times that a register is used as a destination register in preceding, uncompleted instructions.
“ $\alpha$ (S1)”	$\alpha$ (S1) is the number of times that an instruction’s S1 register is used as a destination register in preceding, uncompleted instructions.
“ $\alpha$ (S2)”	$\alpha$ (S2) is the number of times that an instruction’s S2 register is used as a destination register in preceding, uncompleted instructions.
“Source register”	A register storing an instruction operand.
“Destination register”	A register storing an instruction result.
“Decrement”	Subtract from the value by the specified amount.
“Instruction issuing system”	A system comprising an instruction issuing unit.

<u>Term</u>	<u>Court's Definition</u>
“Memory”	Data storage elements outside the processor for storage of instructions and data.
“Operand”	A value supplied for an operation performed by a functional unit.
“Register”	A data storage element within the processor.
“Result”	A value produced by an operation performed by a functional unit.

**Claim 6:**

<u>Term</u>	<u>Court's Definition</u>
“ <b>Arithmetic/logic operation</b> ”	Instructions are sent to their respective functional units along with their respective operands for execution.
“ <b>Concurrencies</b> ”	A plurality of instructions that are ready to be issued because they are dependency free.
“ <b>Dispatch stack</b> ”	An enriched instruction buffer (or DS) including: (i) A cell for each instruction, each cell having at least the following resultant fields: (1) an operation field ( <i>e.g.</i> OP) of the instruction; (2) a field for each of two source registers ( <i>e.g.</i> S1 and S2) specified by the instruction; (3) two essential dependency fields ( <i>i.e.</i> $\alpha$ (S1) and $\alpha$ (S2)) corresponding to the two source registers ( <i>e.g.</i> S1 and S2) specified by the instruction; (4) a field for each destination register (one or more - <i>e.g.</i> D) specified by the instruction; and (ii) Logic that: (1) decrements a value $>0$ in each essential dependency field; (2) determines when the values corresponding to $\alpha$ (S1) and $\alpha$ (S2) are zero; and (3) obtains initial values for $\alpha$ (S1) and $\alpha$ (S2).
“ <b><math>\alpha</math>(S1)</b> ”	$\alpha$ (S1) is the number of times that an instruction’s S1 register is used as a destination register in preceding, uncompleted instructions.
“ <b><math>\alpha</math>(S2)</b> ”	$\alpha$ (S2) is the number of times that an instruction’s S2 register is used as a destination register in preceding, uncompleted instructions.
“ <b>Source register</b> ”	A register storing an instruction operand.
“ <b>Destination register</b> ”	A register storing an instruction result.
“ <b>Decrement</b> ”	Subtract from the value by the specified amount.
“ <b>Detecting the existence of concurrencies in instructions stored in said dispatch stack</b> ”	Determining the existence of a plurality of dependency free instructions stored in the dispatch stack.
“ <b>Functional unit(s)</b> ”	Performs arithmetic/logic operations on various data types.
“ <b>Instruction</b> ”	An expression that has a specific format ( <i>i.e.</i> , OP, S1, S2, D).

<u>Term</u>	<u>Court's Definition</u>
<b>“Issuing multiple instructions and non-sequential instructions within a given processor cycle when the existence of concurrencies is detected”</b>	Issuing multiple and non-sequential instructions when the dispatch stack has detected a plurality of concurrently executable ( <i>i.e.</i> data dependency free) instructions.
<b>“Issuing instructions”</b>	Instructions are sent to their respective functional units along with their respective operands for execution.
<b>“Non-sequential instructions”</b>	Instructions ordered differently than the order in which they appeared in the instruction stream.
<b>“Operand”</b>	A value supplied for an operation performed by a functional unit.
<b>“Processor”</b>	A device that interprets and executes instructions.
<b>“Register”</b>	A data storage element within the processor.
<b>“Result”</b>	A value produced by an operation performed by a functional unit.

**Claim 14:**

<u>Term</u>	<u>Court's Definition</u>
<b>“A plurality of instructions which are concurrently executable”</b>	A plurality of instructions that are ready to be issued because they are dependency free.
<b>“Dispatch stack”</b>	An enriched instruction buffer (or DS) including: (i) A cell for each instruction, each cell having at least the following resultant fields: (1) an operation field ( <i>e.g.</i> OP) of the instruction; (2) a field for each source register (one or more – <i>e.g.</i> S1) specified by the instruction; (3) an essential dependency field ( <i>i.e.</i> $\alpha$ (Si), <i>e.g.</i> $\alpha$ (S1)) corresponding to each source register specified by the instruction; (4) a field for each destination register (one or more – <i>e.g.</i> D) specified by the instruction; and (ii) Logic that: (1) decrements a value $>0$ in the essential dependency field; (2) determines when the value corresponding to $\alpha$ (Si) is zero; and (3) obtains an initial value for $\alpha$ (Si).
<b>“<math>\alpha</math>”</b>	$\alpha$ is the number of times that a register is used as a destination register in preceding, uncompleted instructions.
<b>“<math>\alpha</math>(S1)”</b>	$\alpha$ (S1) is the number of times that an instruction’s S1 register is used as a destination register in preceding, uncompleted instructions.
<b>“Source register”</b>	A register storing an instruction operand.
<b>“Destination register”</b>	A register storing an instruction result.
<b>“Decrement”</b>	Subtract from the value by the specified amount.
<b>“Register”</b>	A data storage element within the processor.
<b>“Operand”</b>	A value supplied for an operation performed by a functional unit.
<b>“Result”</b>	A value produced by an operation performed by a functional unit.
<b>“Execution unit”</b>	A device containing multiple functional units for executing arithmetic/logic instructions.
<b>“Functional units”</b>	Performs arithmetic/logic operations on various data types.

<u>Term</u>	<u>Court's Definition</u>
<b>“Instruction”</b>	An expression that specifies one or more operations and identifies the applicable operands.
<b>“Instruction issuing system”</b>	A system comprising an instruction issuing unit.
<b>“Memory”</b>	Data storage elements outside the processor for storage of instructions and data.
<b>“Non-sequential instructions”</b>	Instructions ordered differently than the order in which they appeared in the instruction stream.
<b>“Processor”</b>	A device that interprets and executes instructions.
<b>“Single processor cycle”</b>	The shortest amount of time in which a functional unit can complete an operation.

**Means Plus Function Phrases:**

<b>“Means for detecting the existence of concurrencies in said instructions received from said memory”</b>	<p>The function is “determining the existence of a plurality of instructions that are ready to be issued at the same time because they are data dependency free.”</p> <p>The structure corresponding to this function is the “dispatch stack” as defined above for Claim 14.</p>
<b>“Means for issuing multiple instructions and non-sequential instructions to said execution unit within a single processor cycle when concurrently executable instructions are detected by said means for detecting the existence of concurrently executable instructions in said instructions”</b>	<p>The function is “issuing multiple and non-sequential (i.e., out-of-order) instructions within a single processor cycle that have become dependency free.”</p> <p>The structure corresponding to this function is a “reservation circuit.”</p> <p>A “reservation circuit” is a common component used with processors and has conventional arbitration logic (i.e., circuitry).</p>

**Claim 15:**

<u>Term</u>	<u>Court's Definition</u>
<b>“A plurality of instructions which are concurrently executable”</b>	A plurality of instructions that are ready to be issued because they are dependency free.
<b>“Dispatch stack”</b>	An enriched instruction buffer (or DS) including: (i) A cell for each instruction, each cell having at least the following resultant fields: (1) an operation field ( <i>e.g.</i> OP) of the instruction; (2) a field for each source register (one or more – <i>e.g.</i> S1) specified by the instruction; (3) an essential dependency field ( <i>i.e.</i> $\alpha(S_i)$ , <i>e.g.</i> $\alpha(S_1)$ ) corresponding to each source register specified by the instruction; (4) a field for each destination register (one or more – <i>e.g.</i> D) specified by the instruction; and (ii) Logic that: (1) decrements a value $>0$ in the essential dependency field; (2) determines when the value corresponding to $\alpha(S_i)$ is zero; and (3) obtains an initial value for $\alpha(S_i)$ .
<b>“<math>\alpha</math>”</b>	$\alpha$ is the number of times that a register is used as a destination register in preceding, uncompleted instructions.
<b>“<math>\alpha(S_1)</math>”</b>	$\alpha(S_1)$ is the number of times that an instruction’s S1 register is used as a destination register in preceding, uncompleted instructions.
<b>“Source register”</b>	A register storing an instruction operand.
<b>“Destination register”</b>	A register storing an instruction result.
<b>“Decrement”</b>	Subtract from the value by the specified amount.
<b>“Register”</b>	A data storage element within the processor.
<b>“Operand”</b>	A value supplied for an operation performed by a functional unit.
<b>“Result”</b>	A value produced by an operation performed by a functional unit.

<u>Term</u>	<u>Court's Definition</u>
<b>“Detecting the existence of a plurality of instructions which are concurrently executable from those instructions stored in said dispatch stack”</b>	Determining the existence of a plurality of dependency free instructions stored in the dispatch stack.
<b>“Execution unit”</b>	A device containing multiple functional units for executing arithmetic/logic instructions.
<b>“Functional unit(s)”</b>	Performs arithmetic/logic operations on various data types.
<b>“Instruction”</b>	An expression that specifies one or more operations and identifies the applicable operands.
<b>“Issuing instructions”</b>	Instructions are sent to their respective functional units along with their respective operands for execution.
<b>“Issuing multiple instructions and non-sequential instructions within a given processor cycle when said plurality of concurrently executable instructions are detected”</b>	Issuing multiple and non-sequential instructions when the dispatch stack has detected a plurality of concurrently executable ( <i>i.e.</i> data dependency free) instructions.
<b>“Non-sequential instructions”</b>	Instructions ordered differently than the order in which they appeared in the instruction stream.
<b>“Processor”</b>	A device that interprets and executes instructions.

**Claim 18:**

<u>Term</u>	<u>Court's Definition</u>
<b>“Destination register”</b>	A register storing an instruction result.
<b>“Register”</b>	A data storage element within the processor.
<b>“Source register”</b>	A register storing an instruction operand.

**Authority:**

March 26, 2004 Memorandum-Decision and Order.

Dated: May 9, 2008

Respectfully Submitted,

\_\_\_\_\_  
/s/ Erin Penning  
 John Allcock (Bar Roll No. 502997)  
 Sean Cunningham (Bar Roll No. 513394)  
 Arthur A. Wellman, Jr. (Bar Roll No. 513520)  
 Erin Penning (Bar Roll No. 513579)  
**DLA PIPER US LLP**  
 401 B Street, Suite 1700  
 San Diego, CA 92101-4297  
 Tel: 619.699.2700 Fax: 619.699.2701  
 E-mail: john.allcock@dlapiper.com

Barry K. Shelton (Bar Roll No. 503040)  
**FISH & RICHARDSON P.C.**  
 111 Congress Avenue, Suite 810  
 Austin, Texas 78701  
 Tel: 512.226.8105 Fax: 512.320.8935  
 Email: shelton@fr.com

James C. Moore (Bar Roll No. 102219)  
 Jerauld E. Brydges (Bar Roll No. 511646)  
**HARTER, SECREST & EMERY LP**  
 1600 Bausch & Lomb Place  
 Rochester, NY 14604-2711  
 Tel: 585.232.6500 Fax: 585.232.2152  
 E-mail: jbrydges@hselaw.com

Attorneys for Defendant/Counterclaimant  
 Hewlett-Packard Company

**Certificate of Service**

I hereby certify that on 05/09/08, I electronically filed the foregoing with the Clerk of Court using the CM/ECF system which will send notification to the following:  
See attached list

---

and that I mailed by United States Postal Service the document to the following non CM/ECF participants: \_\_\_\_\_.

S/Erin P. Penning \_\_\_\_\_

**5:01-cv-1974 Notice will be electronically mailed to:**

John Allcock john.allcock@dlapiper.com, lisa.watts@dlapiper.com

Bryan K. Anderson banderson@sidley.com, [grodriguez@sidley.com](mailto:grodriguez@sidley.com)

Christopher P. Broderick cbroderick@sidley.com

Stewart M. Brown Stewart.Brown@dlapiper.com,

Jerauld E. Brydges jbrydges@hselaw.com, jdygert@hselaw.com

Sean C. Cunningham sean.cunningham@dlapiper.com, [sally.jones@dlapiper.com](mailto:sally.jones@dlapiper.com)

Valerie L. Dorn [kab264@cornell.edu](mailto:kab264@cornell.edu), [kjf29@cornell.edu](mailto:kjf29@cornell.edu), [ner3@cornell.edu](mailto:ner3@cornell.edu),  
[nws3@cornell.edu](mailto:nws3@cornell.edu), [vlc1@cornell.edu](mailto:vlc1@cornell.edu), wet2@cornell.edu

Sandra S. Fujiyama sfujiyama@sidley.com, [etorres@sidley.com](mailto:etorres@sidley.com)

Olivia M. Kim [okim@sidley.com](mailto:okim@sidley.com), mgutie01@sidley.com

Erin P. Penning [erin.penning@dlapiper.com](mailto:erin.penning@dlapiper.com), judith.frank@dlapiper.com

Denise L. McKenzie dmckenzie@sidley.com, aweiss@sidley.com

James J. Mingle jjml9@cornell.edu, ner3@cornell.edu; rkl9@cornell.edu; [sdm6@cornell.edu](mailto:sdm6@cornell.edu)

David T. Miyamoto [dmiyamoto@sidley.com](mailto:dmiyamoto@sidley.com), hyanagimachi@sidley.com

Edward G. Poplawski epoplawska@sidley.com, [labrown@sidley.com](mailto:labrown@sidley.com)

Nelson E. Roth [kab264@cornell.edu](mailto:kab264@cornell.edu), [ner3@cornell.edu](mailto:ner3@cornell.edu), [nws3@cornell.edu](mailto:nws3@cornell.edu),  
[vlc1@cornell.edu](mailto:vlc1@cornell.edu), wet2@cornell.edu

Barry K. Shelton shelton@fr.com, tipton@fr.com; pickett@fr.com; marlow@fr.com

Licia E. Vaughn licia.vaughn@dlapiper.com,

Arthur A. Wellman arthur.wellman@dlapiper.com

**5:01-cv-1974 Notice will be delivered by other means to:**